Benchmarking Stability: Standardizing Hysteresis Measurements in 2D-Material MOSFETs

Published on Quantum Server Networks

Benchmarking hysteresis in 2D MOSFETs

The rapid rise of two-dimensional (2D) materials such as molybdenum disulfide (MoS₂), tungsten diselenide (WSe₂), and bismuth-based compounds has opened promising opportunities for the future of electronics. These materials promise ultra-thin, high-performance transistors, memory devices, and sensors. Yet, a persistent obstacle has slowed their path toward commercialization: hysteresis.

What Is Hysteresis and Why Does It Matter?

Hysteresis refers to the lag in a device’s electrical response when conditions such as gate voltage are cycled. In 2D transistors, hysteresis can distort performance, reduce stability, and complicate scaling to ultra-thin devices. While researchers have long observed hysteresis in 2D-MOSFETs, inconsistent testing protocols made it nearly impossible to compare results across different studies.

Toward a Standardized Measurement Scheme

A recent study by Alexander Karl, Dominic Waldhoer, Theresia Knobloch, Axel Verdianu, JoΓ«l Kurzweil, Mina Bahrami, and colleagues introduces a standardized hysteresis measurement protocol for 2D-MOSFETs. By applying a carefully defined triangular staircase signal to the transistor’s gate, with strict control over sweep frequency and voltage range, the researchers achieved reproducible hysteresis benchmarks.

Their method isolates intrinsic hysteresis by minimizing external effects, enabling reliable comparisons between devices made from different insulator/channel combinations. This standardized approach makes hysteresis a dependable diagnostic tool rather than a source of ambiguity.

Defects, Charge Trapping, and Ferroelectric Effects

The team’s theoretical and experimental work revealed that hysteresis is largely governed by defect dynamics—particularly charge trapping near the channel interface. These traps follow Fermi-Dirac statistics, with their charge state shifting based on energy levels relative to the channel’s Fermi level.

Simulations showed that defects close to the channel have a much stronger impact than those near the gate. Additional mechanisms, including mobile charge drift and potential ferroelectric effects, may also contribute, but charge trapping remains dominant.

Experiments further revealed that hysteresis width decreases with increasing measurement frequency and temperature, linking material properties directly to device stability. These findings enable systematic benchmarking of insulator/channel stacks for reliable device design.

Why This Matters for 2D Electronics

By establishing a standardized hysteresis protocol, the study provides a roadmap for evaluating and comparing future 2D transistors. This breakthrough is essential for scaling down to sub-nanometer equivalent oxide thicknesses—a critical step for ultra-thin, high-performance electronics.

Beyond benchmarking, the method also allows prediction of hysteresis behavior in new device architectures, accelerating the path toward stable and commercially viable 2D-MOSFETs.

Quantum Capacitance and Next-Gen Applications

Alongside hysteresis studies, researchers are also focusing on quantum capacitance, a non-classical effect that plays a critical role in nanoscale devices. Incorporating materials such as ferroelectric hafnium oxide and strontium titanate could further enable new transistor types with memory functionality built in.

Together, these advances represent a crucial step toward practical 2D transistors, bridging materials science, device physics, and nanoelectronics engineering.

Source: Original article published by Quantum Zeitgeist: Performance Materials: MOSFETs and Hysteresis Measurements Systematically Benchmark Stability Project . Based on research available on arXiv:2509.21315.


*This blog article was prepared with the assistance of AI technologies.*

Sponsored by PWmat (Lonxun Quantum) – a leading developer of GPU-accelerated materials simulation software for cutting-edge quantum, energy, and semiconductor research. Learn more about our solutions at: https://www.pwmat.com/en

πŸ“˜ Download our latest company brochure to explore our software features, capabilities, and success stories: PWmat PDF Brochure

🎁 Interested in trying our software? Fill out our quick online form to request a free trial and receive additional information tailored to your R&D needs: Request a Free Trial and Info

πŸ“ž Phone: +86 400-618-6006
πŸ“§ Email: support@pwmat.com

#2DMaterials #MOSFETs #Hysteresis #Nanoelectronics #DeviceStability #QuantumCapacitance #MaterialsScience #SemiconductorResearch #QuantumServerNetworks

Comments

Popular posts from this blog

AI Tools for Chemistry: The ‘Death’ of DFT or the Beginning of a New Computational Era?

Quantum Chemistry Meets AI: A New Era for Molecular Machine Learning

Revolutionize Your Materials R&D with PWmat